BIST for system-on-a-chip using an embedded FPGA core

  • Rajmohan M
  • Madhusudhanan R
Keywords: BIST methodology, FIFO, FGPA


Embedded memories in FPGAs have evolved over each new generation. Several FGPA vendors have sophisticated memories within their devices. Such devices are the Virtex series from Xilinx, the Stratix series from Altera, and the AT40k family of FPGAs from Atmel. These embedded memories are highly programmable and offer the user many options such as selectable word depth and data width. Other modes of operations include built in FIFO support and cascadability with adjacent rams along with several more features.With all of these integrated features, a method for testing this memory resource is required. These algorithms are applicable to testing memory resources in FPGAs. The main concern in testing memory resources is the test time required to detect all faults. Using the latest Virtex 4 FPGA as model, this paper will discuss a BIST methodology for testing memory resources by which a specific set of march tests is used to completely test the memory resource and at the same time minimize the time needed for testing.


Download data is not yet available.

Author Biographies

Rajmohan M

Lecturer, Department of ECE,Hindustan College of Engg, chennai.

Madhusudhanan R

Research scholar


1. Hamdioui, Said and van de Goor, A.J. Efficient Test for Realistic Faults in Dual- Port SRAMS. IEEE Transactions on Computers, VOL. 51. NO. 5, 2002.

2. van de Goor, A.J. et al. March LR: A Test for Realistic Linked Faults. 14th VLSI Test Symposium, pp. 272-281, 1996.

3. van de Goor, A.J. and Tlili, I.B.S. March tests for word-oriented memories. Design, Automation and Test in Europe, 1998.,Proceedings, pp 501 – 508, . 1998.

4. van de Goor, A.J. Testing Semiconductor Memories: Theory and Practice. Comtex Publishing: Gouda, Netherlands, 1998.

5. “Virtex-4 User Guide,” UG070 (v1.4), Xilinx, Inc., 2005, available at

6. C. Stroud, A Designer’s Guide to Built-In Self-Test, Kluwer Academic Publishers,Boston, 2002

7. “Virtex 1 Data Sheet, “DS112 (v1.5), Xilinx, Inc., 2001, available at

8. C. Stroud and S. Garimella, “BIST and Diagnosis of Multiple Embedded Cores in SoCs,” Proc. Int’l Conf. on Embedded Systems & Applications, pp. 130-136, 2005.

9. S. Dhingra, S. Garimella, A. Newalkar, and C. Stroud, “Built-In Self-Test of Virtex and Spartan II Using Partial Reconfiguration,” Proc. IEEE North Atlantic Test Workshop, pp. 7-14, 2005.