DESIGN OF FIR FILTER USING DIFFERENT MULTIPLIER ARCHITECTURE FOR HIGH SPEED AND LOW POWER APPLICATIONS

  • Geetha R
  • Bavya R
Keywords: FIR Filter, Wallace tree, Vedic, verilogHDL, Birecoder.

Abstract

Finite impulse response (FIR) filter is one of the key components in any DSP and communication systems. The output from the DSP processor is based on the FIR filter performance, so need an efficient FIR filter design, to achieve an efficient output. FIR Filter architecture contains many components; one of the key components is multiplier. Different types of multipliers are available in the digital circuits, but need an efficient multiplier design to get efficient filters. In the existing Vedic and Wallace tree multiplier was designed and implemented using verilogHDL. Partial products generation and reduction in the Wallace tree multiplier getting more complicated in speed and performance and also multiplier needs more gates to implement the design. To reduce the drawbacks in the existing system, to propose a new efficient multiplier named as Birecoder multiplier. It is one of the best multiplier in the digital circuit design. This multiplier overcomes the existing multiplier drawbacks by using multiplexer circuit. Multiplier is design by verilogHDL, after the design Wallace tree multiplier is compared with Birecoder, and analyzes the performance of the multiplier. Implement the design using Modelsim 6.3c and Xilinx ISE. Finally the designed multipliers are applied into the FIR filter, and show the best filter.

Downloads

Download data is not yet available.

Author Biographies

Geetha R

PG Scholar, Thiruvalluvar College of Engineering and Technology, Vandavasi, India.

Bavya R

Assistant Professor, Thiruvalluvar College of Engineering and Technology, Vandavasi, India.

References

[1] J. Chen, C. H. Chang, F. Fen., W. Ding, and J. Ding, (2014) “Novel Design Algorithm for Low Complexity Programmable FIR Based on Extended Double Base Number System”, IEEE Transaction on Circuits and Systems, Vol. 62, Issue. 1, pp: 1-10.

[2] A. Dandapat, S. Ghosal, P. Sarkar and D. Mukhopadhyay,(2010) “A 1.2- ns16×16-Bit Binary Multiplier Using High Speed Compressors”, World Academy of Science, Engineering and Technology.

[3] V. Gowrishankar, D. Manoranjitham, and P. Jagadeesh,(2013) “Efficient FIR Filter Design Using Modified Carry Select Adder & Wallace Tree Multiplier” International Journal of Science, Engineering and Technology Research (IJSETR), Vol. 2, Issue. 3, pp: 703-711.

[4] T. Hentschel and G. Fettweis,(1999) “Software radio receivers,” in CDMA Techniques for Third Generation Mobile Systems. Dordrecht, The Netherlands: Kluwer, pp. 257–283.

[5] Jagadeshwar Rao M and Sanjay Dubey, (2012) “A High Speed Wallace Tree Multiplier Using Modified Booth Algorithm for Fast Arithmetic Circuits”, IOSR Journal of Electronics and Communication Engineering, vol. 3, no. 1.

[6] C. U. Kumar, and B. J. Rabi,(2014) “Area efficient FIR filter using graph based algorithm”, In Current Trends in Engineering and Technology (ICCTET), 2nd International Conference, pp: pp. 495-498, IEEE.

[7] X. Lai, and Z. Lin,(2014) “Optimal Design of Constrained FIR Filters Without Phase Response Specifications”, IEEE Transactions on signal processing, Vol.62, Issue. 7, pp: 4532-4546.

[8] E. Mirchandani, R. L. Zinser, Jr., and J. B. Evans,“ A new adaptive noise cancellation scheme in the presence of crosstalk [speech signals],” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 10, pp. 681–694.

[9] M.Moris Mano,(2002) “Digital Design”, Pearson Education, 3rd edition.
Published
2017-03-27
Section
Articles